Abstract-A model for process-induced parameter variations is proposed, combining die-to-die, within-die systematic, and withindie random variations. This model is put to use toward finding suitable timing margins and device file settings, to verify whether a circuit meets a desired timing yield. While this parameter model is cognizant of within-die correlations, it does not require specific variation models, layout information, or prior knowledge of intrachip covariance trends. The approach works with a "generic" critical path, leading to what is referred to as a "processspecific" statistical-timing-analysis technique that depends only on the process technology, transistor parameters, and circuit style. A key feature is that the variation model can be easily built from process data. The derived results are "full-chip," applicable with ease to circuits with millions of components. As such, this provides a way to do a statistical timing analysis without the need for detailed statistical analysis of every path in the design.
I. INTRODUCTION
T HE YIELD of integrated circuits can be thought of as the ratio of the number of "functional chips" to that of the total chips manufactured [1] . Traditionally, functionality in the context of yield estimation and optimization has been tied to contaminations in the manufacturing process and silicon defects which lead to dramatic circuit faults (e.g., consider the consequences of unwanted short circuits) [2] . This is referred to as functional yield or catastrophic-failure yield. Beyond catastrophic failures, yield is also reduced when a number of manufactured chips does not meet target design specifications. The most important example for digital integrated circuits is that some chips may fail to meet timing requirements in a given process and are sorted into "low-speed bins" [3] , resulting in yield loss for the high-speed design. This gives rise to the concept of parametric yield, also known as circuit-limited yield. With technology scaling, circuits are more exposed to the adverse effects of process tolerances, and parametric yield becomes a crucial metric, especially in aggressive and highspeed designs. While the functional yield is primarily affected by the process of manufacture and typically improves as the process matures [4] , the parametric yield can be significantly enhanced at the design stage through design awareness of process variations and their impact on the overall circuit behavior. In this paper, we focus on the parametric part of the overall yield problem, with emphasis on timing margin budgeting, which directly relates to "timing yield" [5] , [6] .
As part of circuit-timing verification, one has to leave enough margin so that circuit-delay variations do not affect yield too adversely. This has been usually taken care of by using a set of worst case or corner-case files [7] , [8] as part of timing verification, typically during static timing analysis (STA). Cornercase files specify the values of transistor parameters for various process corners, including the nominal and different extremes of device behavior. A standard practice for generating corners is to allow random variations of significant physical and electrical parameters across their ±3σ window (where σ is the standard deviation of the variations) [3] , and a circuit is deemed to have passed the timing test if it meets the performance constraints for all these corners.
This conventional corner-case approach is becoming less viable today, the main reason being the growing importance of within-die variations [6] in state-of-the-art technologies. For one thing, within-die variations appear as mismatches between devices or interconnect features on the same chip [5] and exhibit local layout-dependent trends. In consequence, an overwhelming number of corner cases would be needed if one were to adequately capture these variations; and since layout information is available only late in the design, checking for within-die variations becomes a final sign-off stage, impractical during the early phases [9] . In addition, the corner-case approach provides pass/fail outcomes, offering little or no quantitative feedback on the robustness of the design [8] .
Statistical techniques offer an alternative. Statistical transistor modeling [8] , [10] has been used for quite some time. Design centering [11] , [12] methods have also been developed to tune the design to the manufacturing process. However, statistical methods have generally suffered from being too slow to be readily usable in a practical design methodology, aside from the inherent difficulty of gathering statistical data representative of various levels of process variations and extracting from this data information that can be effectively useful for the designer.
While die-to-die variations take the same value for all instances of a given feature on a chip and can be easily modeled, within-die variations have a statistical dependence on the location within a chip and are intrinsically more problematic. They are of two types: systematic and random. Systematic variations arise from the observed wafer-level variation trends 0278-0070/$25.00 © 2007 IEEE reflected on a given die [9] , [13] or the spatial locations of some features on the die and their context in terms of the neighboring layout patterns. They account for the spatial correlations due to physical parameter variations across a chip. Random variations constitute the residual component of the total variations which, in essence, cannot be explained systematically [13] and are modeled by statistically independent Gaussian random variables (RVs) [13] , [14] . Ideally, one would like to extract systematic variations and treat them as "deterministic" [15] , [16] . This approach, however, necessitates detailed variation models and is hard to apply in the early design stages. A key contribution of this paper is to deal with statistical within-die variations, both systematic and random.
Recently, there has been a growing interest in tackling the timing-yield problem by employing statistical techniques as part of the circuit-timing analysis step. The aim is to extend traditional STA so that it takes into account statistical delay variations [5] , [6] , [16] - [22] leading to a statistical STA (SSTA). Given the difficulty of early estimation of systematic within-die variations, they have often been ignored; thus, within-die variations were accounted for on a random basis only [6] , [13] , [18] , [21] , [22] , which is undesirable. In order to avoid making this assumption, one needs to express the within-die correlations with a model that can be easily built from process data. This point is key, and is hard to do-there are no published models, for instance, for how exactly the variations are correlated across the die as a function, say, of the distance between components. A model of correlations in terms of distance is mentioned and used in [23] , but no details or data are given; it is not clear what shape the model should take for an arbitrary parameter nor how one would build it from process data. In [16] , even though statistical within-die variations are not taken into account, a suggestion is made as to how one may include them and take care of correlation by enforcing correlation between neighboring features on a die. This theme was further developed recently where use was made of principal component analysis (PCA) [20] or a quad-tree partitioning [19] to express a regionwise spatial within-die correlation. Here, too, it is not clear how one would identify these regions and how the model would be built from process data. Finally, these methods depend on placement information, making them hard to use during circuit design and optimization.
The basic question that serves as premise to this paper is: Prior to design, what can be said regarding circuit characteristics? From the process/technology end, we assume that one is able to know device/interconnect-delay sensitivities and the extent of die-to-die and within-die correlations, without knowing how these correlations will affect different elements of the design once placement is done. Our analysis will account for this knowledge and will thus introduce a level of awareness of process variations, including their correlation, at this early stage of the design cycle. From the design side, we assume that one is able to make certain design decisions pertaining to "design style," such as the typical number of critical paths or their depth in a circuit. Then, given a target process technology, transistor models, and circuit design styles, the methodology presented in this paper can be applied to suggest preferred design styles (e.g., in terms of the number of high-speed paths and their depths) or find preferred device characteristics (e.g., in terms of device delay sensitivities) which would forecast higher timing yields once the design is completed, considering that process variations are correlated but their correlations still unknown at the time of the analysis. The quantitative measure will come in the form of yield bounds and yield-margin curves that hold regardless of how the correlation structure of the process-induced variations in each physical parameter will look like once the placement is complete. Yield-margin curves can be used to quantify yield loss at a given timing margin. Our analysis will also result in a selection of "device file" settings lying within the extremes of device behavior with which to run deterministic STA, so that a given timing-yield requirement can be met. Our work, of which a preliminary version appeared in [24] , straddles traditional STA and design space exploration techniques under process variations and links circuit-timing analysis as done today through the STA with process-induced parametric yield.
For example, while the "nominal" device file may call for a setting of ∆L = 0 (for channel-length variations) and the "worst case" file may call for a setting of ∆L = +3σ L , our approach can be used to predict the value "δ," which we refer to as a virtual corner, such that if the setting of ∆L = δσ L is used for all devices, and if the circuit timing is verified using deterministic STA, then the circuit will achieve the desired timing yield. Therefore, our approach preserves existing static timing methodology and only assumes the existence of statistical transistor models, which have been standard for some time.
We will perform our analysis using the concept of "generic critical path," in the style of [23] , by examining the statistical properties of large ensembles of such paths. The validity of the generic-path model in the context of circuit-timing analysis was verified by a separate set of experiments described in the appendix of this paper. The generic paths will enable us to abstract most circuit-specific information and obtain estimates of yield loss considering a model of process variations including dieto-die and within-die with correlations. The model of generic paths is pertinent to circuit-timing analysis insofar as different circuits share fundamental characteristics which impact timing yield, and we think it is intuitively reasonable to use the genericpath model to capture the way logic paths contribute to timingyield loss. It is well known, for instance, that the timing yield of highly optimized circuits is determined by a relatively large number of paths of comparable delay. This phenomenon of the "wall of paths" clustered close to the clock edge as a result of circuit optimization has been widely reported in the literature [25] and forms an intuitive basis for the generic-path model. Under this model, our analysis can serve as a theoretical framework for understanding the timing-yield implications of process variability.
The rest of this paper is organized as follows. Section II introduces our generic parameter model, combining die-to-die and systematic and random within-die (WDR) variations. In Section III, we build a model for circuit timing starting from the physical device and interconnect variations and show how circuit timing fits with our generic parameter model. Then, after a brief summary in Section IV, we gradually look at the impact of individual variation components on parametric yield. Section V examines the situation where parameter variation is considered entirely die to die. Section VI adds within-die variations as purely random, and the full variation model is addressed in Section VII, with an application to circuit timing illustrated in Section VIII. When systematic within-die variations are excluded, our approach is to compute simple expressions to estimate parametric yield. When these variations are included, we derive readily usable expressions to bound the yield from above and below. Throughout this paper, we will derive the results first on a generic parameter, then illustrate them with a direct application to circuit timing. We will compare the necessary timing margins and case file settings in different situations by following a simple case where variation is progressively split between different components, and a specified timing yield is required. We conclude in Section IX.
II. PARAMETER MODEL
For a given circuit element or layout feature i, let its coordinates on the die be (x i , y i ) and let X(i) be a Gaussian RV that denotes the variation of a certain parameter of this element from its nominal (mean) value. Thus, for example, X(i) may represent channel-length variations of transistor i. Let n be the number of occurrences of this parameter on a chip. For simplicity, we consider X(i) to be zero mean, with the understanding that a mean shift can be easily incorporated into the model below.
We break down X(i) into a die-to-die component X dd and a within-die component X wd , such that
Here, X dd is a zero-mean Gaussian RV that takes the same value for all instances of an element on a given chip, irrespective of location, while X wd (i) is a zero-mean Gaussian RV which can take different values for different instances of an element on the same die. We consider X dd to be independent of X wd (i), ∀i. This leads to the following relationship between the variances:
where σ 2 (i), σ 2 dd , and σ 2 wd (i) are the respective variances of X(i), X dd , and X wd (i).
Within-die variation is further broken down into systematic and random components, respectively, as X wds (i) = X wds (x i , y i ) and X wdr (i)
where each of these components is itself a zero-mean Gaussian RV. Systematic variations capture all location-dependent within-die correlations, so that X wds (x i , y i ) and X wdr (j) are independent, ∀i, j, and X wdr (i) and X wdr (j) are independent, ∀i = j. The following relationship can then be written for within-die variance: The problem clearly lies in knowing and managing the joint distribution of the systematic variations. The covariance matrix itself, which may contain an information pertaining to millions of instances of a parameter on a given chip, is hard to estimate; and even when it is available, numerical operations can become extremely difficult. One way to express the systematic variations is to use the PCA [26] and write
where Z j are independent standard normal RVs (Gaussians with zero mean and unity variance), and p n is the order of the expansion. The RVs Z j correspond to underlying independent unobservable factors. The value of p and the coefficients a ij represent the extent of correlation across the die. For example, if p = 1, then the within-die spatial correlation coefficient is one: There is a perfect correlation; a single underlying RV Z 1 determines the value of the systematic component of X wd all over the die. A p > 1 allows for less than perfect correlation.
We will adopt the PCA expansion (5) as our "correlation model" for the within-die component. At first glance, this model appears hard to use because it seems to depend on knowledge of the values of all the a ij parameters. These coefficients depend on the correlation structure of physical parameters on the chip. In other words, a full PCA cannot be used to assess the impact of statistical variations on the design until after layout when the spatial locations of devices on chip are known. Even then, it is not clear how one would compute them from process data. A brute-force PCA over the millions of instances of a parameter on a chip would be impractical. However, without any explicit knowledge of the correlations, we will capitalize on the following property that relates the PCA coefficients to the parameter variances:
Using this property, and without knowing the specifics of systematic variations, including die-level trends and layout information, we will obtain lower/upper bounds on the parametric yield that require only: 1) the order p of the PCA expansion, and 2) representative values (maximum, minimum, average) of the variance terms given previously.
III. TIMING MODEL
This section shows how a model for circuit timing can be built to conform with the generic model discussed in Section II and whose characteristics are obtainable from process files. Working toward the delay of a multistage generic critical path, we start with the physical variations of transistor threshold voltage and channel length. Physical variations lead to stagedelay variations, where a stage consists of a gate with fanout interconnect, and we discuss interconnect-level variations. Finally, stage-delay variations are used to characterize pathdelay variations as a generic parameter.
A. Device Variations
In deep submicrometer CMOS, process-induced delay variations are mainly due to variations in the MOSFET threshold voltage (V t ) and effective channel length (L e ). Due to shortchannel effects, V t may decrease with decreasing L e (the V t roll-off [3] effect), so that V t and L e are not independent variables. We assume that for small L e variations, denoted by L, threshold voltage roll-off is linear with channel-length variation, and we express V t as the sum of a linear term that depends on L e (K∆L e , where K > 0) and another term representing variations of V t which are independent of L e , denoted by V . With E[·] being the expected (or mean) value operator, we can express V t and L e of transistor i as follows:
and
We are interested in the RVs L(i) and V (i), which are assumed to be zero-mean Gaussian and independent of each other. We can thus break them up in the usual manner as
(Of course, here, V dd is the die-to-die component of V (i), and not the supply voltage.) The variances of L(i) and V (i), as well as the variance of their components, can be known from the technology files
B. Gate Delay
We assume that, for a given chip design in a given technology, one can define a "nominal" representative logic gate, with appropriate output loading and input slope. For reasons that will become clear, this gate should be typical of gates on critical paths in this technology. Due to the nonlinearity of the relationship between gate delay and transistor parameters, the mean value of gate delay does not necessarily coincide with its nominal value [the value corresponding to the case when L(i) = 0 and V (i) = 0]. Furthermore, the distribution of gate delay would not necessarily be Gaussian. Simple experiments with HSPICE, however, reveal that this nonlinearity is not strong, at least not in 0.13-µm CMOS. Therefore, we will ignore these complications and simply assume that gate delay is linearly dependent on transistor parameter variations, so that it becomes a Gaussian variable with mean equal to its nominal value. Another consequence of this linearity assumption is that, if D(i) is the deviation of the delay of logic gate i from its mean (nominal) delay, then
where α 0 and β are sensitivity parameters, with suitable units, that one can easily obtain from circuit simulation of a representative logic gate. Notice that, in general, α 0 > 0 and β > 0.
(For a specific industrial 0.13-µm process, we have found that for a minimum-sized inverter, α 0 ≈ 0.857 ps/nm and β ≈ 17.3 ps/V.) Let s 1 = α 0 + Kβ and let s 2 = β. Then, we have
Now, we define the following:
Clearly, D dd , D wds (x i , y i ), and D wdr (i) represent die-to-die, WDS, and WDR variations of gate delay, corresponding to the parametric model discussed in Section II. As a result, we can define the three components of the total gate-delay variance σ (10), (11), and (14).
C. Interconnect Delay
Gate delay is one factor in total path delay, the other being interconnect. We extend the previous analysis to include interconnect-delay variations by considering each stage on a path to comprise a gate with corresponding fan-out interconnect. Let τ (i) be the delay of the interconnect line in stage i. Similar to a generic gate, we assume that each stage can be characterized by a nominal interconnect delay τ 0 (i) that is the same for all stages, i.e., τ 0 (i) = τ 0 , ∀i. In a simple model,
where R(i) and C(i) are, respectively, the resistance and capacitance of line i [27] . If ρ is the metal resistivity and ox is the oxide permittivity, then
where l(i) and w(i) are, respectively, the metal length and width, and t(i) and T ILD (i) are, respectively, the thicknesses of the interconnect and the interlayer dielectric (ILD) oxide, in stage i. Then, we have
Denote by t 0 and T ILD,0 the nominal values of metal and ILD thicknesses and let t(i) = t 0 + ∆t(i) and T ILD (i) = T ILD,0 + ∆T ILD (i). Neglecting the second-order term ∆t(i)∆T ILD (i), we write
Let
Let u = ∆t(i)/t 0 + ∆T ILD (i)/T ILD,0 . Assuming small (relative) variations in ILD and metal thicknesses, |u| 1, which leads to
Supposing zero-mean Gaussian deviations in ILD and metal thickness, we consider each to be a generic parameter as in Section II, with corresponding variation components (T ILD,dd , T ILD,wds , T ILD,wdr ) and (t dd , t wds , t wdr ) and their respective variance triplets (σ
While advanced interconnect variation models have been developed [28] - [30] and may depend on several physical parameters, we assume that in any case, it is possible to express the interconnect-delay variation as a linear summation of physical parameters P i , in the form
For simplicity, the analysis to follow includes only variations in ILD and metal thicknesses, as given in (18) .
D. Stage Delay
Considering each stage to represent a gate with corresponding fan-out interconnect, we can now express stage-delay deviation S(i) as follows:
The die-to-die, WDS, and WDR components of the variations in stage delay are readily identifiable from (19) . Stage delay therefore conforms with the model for a generic parameter in Section II, in the sense that it has three variance components which can be computed from physical parameter variances, with the die-to-die component being the same for all stages and the within-die random components of two distinct stages being statistically independent.
E. Path Delay
Consider a path with a number N of logic stages, representative of a circuit's typical critical paths, which we will refer to as a generic critical path. Assume that path j comprises stages 1, . . . , N and let D N (j) denote the deviation of the delay of path j from its mean (nominal) value. Then
S wdr (i) (20) where S dd , S wds (x i , y i ), and S wdr (i) are the die-to-die, WDS, and WDR variations in stage delay, derived in (19) .
The gates on a path exist at various different locations. We make the simplifying assumption that as far as physical location on the die, for purposes of computing the within-die-systematic component, all gates (and stages) on path j share the same "nominal" coordinates (x j , y j ), so that
This approximation is motivated by the expectation that gates on a critical path should be nearby on the die, and differences between their position-dependent within-die-systematic variations should be minor. We note that this may no longer be true in latch-based designs that make use of a cycle stealing, and where critical paths may span large distances. Using (19) , we arrive at the following relationship between path-delay and physical parameter variations:
We can readily identify the die-to-die, WDS, and WDR components of path delay from the previous expression. It can be seen that the systematic component is the same for all the considered generic critical paths. Assume that the considered paths j = 1, 2, . . . are disjoint, then the random components of path delay become strictly independent from one another and the structure of the generic parameter introduced in Section II is preserved. In the sequel, we will consider that path delay conforms with our generic parameter model, with three variance components related to physical parameters and obtained from process data, and such that its die-to-die component is the same for all instances (on the same die), its WDR components are independent for different instances, and its WDS components are spatially correlated due to WDS physical parameter variations. For practical purposes, the assumption of disjoint paths is not restrictive and is needed to ensure that random components of path delay remain strictly uncorrelated. Recall that we are looking at generic paths which are representative of all the chip's critical paths, and the number of such disjoint paths is effectively large enough so that any statistics inferred on such a disjoint group reflect those of the critical paths collectively.
Based on the independence relations between the terms in (22), we now have expressions for the variance triplet of path delay, so that we can write (j) are the average variances of the within-die random variations of the corresponding physical parameters taken over path j. These path averages may be approximated by averages over the whole die, so that we writeσ
In turn, we can approximate the variance of delay on path j due to WDR parametric variations as a die-level average variance, in other words
As usual, we defineσ (24)- (26) is that, unlike the two other components, WDR variance grows with N , not N 2 . This gives a preliminary insight on the effect of random variations on path delay "averaging out," or becoming significantly less manifest than other variation components over paths with a large number of stages. We will return to this point in the subsequent analysis.
IV. PARAMETRIC AND TIMING YIELD
A key component of our approach is the application of the generic parameter yield model developed previously to path delay, and using that to compute chip timing yield. The reason we can do this is because, as shown, we can express the variance of path delay, for a large collection of critical generic paths, as a standard variance model with die-to-die, within-die systematic (WDS), and within-die random (WDR) components. With this, we can effectively talk about delay (be it of a gate, a stage, or a path) as being a "parameter."
Throughout this paper, we define the yield of a certain parameter X as the probability of satisfying a constraint on the maximum value of the parameter on a chip (with the understanding that the results to follow can be extended to cover minimum values and interval constraints)
where n is the number of instances of that parameter on the die. We write Y (x) to refer to the yield of a generic parameter and denote specifically by Y(d) a timing yield. In the following sections, we will build our way gradually to a full model of chip timing yield by first investigating the timing yield when only die-to-die variations are considered, then when only die-to-die and WDR variations are considered, before finally presenting the full model. This improves the clarity of the results, and also allows us to highlight interesting results that arise when only certain variation components are dominant.
V. DIE-TO-DIE YIELD
We start by considering only die-to-die variations.
A. Generic Parameter
We define the die-to-die yield of a generic parameter X as
where P{·} is a probability, Φ(·) is the cumulative distribution function (cdf) of a standard normal RV, and σ dd is the variance of the die-to-die component of X. Since X dd (i) = X dd , ∀i, the die-to-die yield is governed by a single RV.
B. Timing Yield
The simple expression in (29) can be directly used to estimate the die-to-die timing yield Y dd (d), replacing σ dd by σ dd,D N , obtained from (24) . Fig. 1 plots the values of die-to-die timing yield versus the timing margin d, where d is normalized in numbers of standard deviations σ = σ dd,D N . Now, suppose that a value Y is desired for the die-to-die timing yield. Then, we have
We can interpret (30) in two ways. Suppose that d 0 is the critical path delay when the nominal process files are used, 
where the last equality follows from (30) . This gives a range of possible settings of the physical parameters that achieve a timing deviation of Y −1 dd (Y) over N -stage paths. For simplicity of illustration, if we impose on our corner-case files equal relative deflection (i.e., deviation from the mean or nominal value) of the physical parameters, i.e.
is the value of the process file setting which, when applied to all the parameters, causes the right amount of path-delay deflection Y −1 dd (Y) to be created so as to "test" the circuit for timing yield Y.
It is of interest to note the following. Recall from (24) that the die-to-die path-delay variance is as follows:
Since the square of the sum of positive quantities is larger than the sum of their squares, then
From (30) and (33), it then follows that
Thus, when equal deflections of the physical parameters are assumed, then δ, for a desired die-to-die yield Y, is at most 
To sum up, δ defines a "corner-case" file for which the circuit should be tested for timing-constraint violations. If the circuit satisfies the timing constraints with this δ setting, then it would have a die-to-die timing yield of Y. Observe that this file setting is not unique in the sense that any corner-case file which produces a delay deviation of Y −1 dd (Y) around the nominal delay effectively serves the same purpose. Our particular derivation of the case file simply imposed equal stage timings and similar relative deviation in transistor physical parameters. We refer to these corners (defined by a δ value) that lie between device extremes and that could be used to design for a certain target yield as virtual corners.
VI. YIELD CONSIDERING DIE-TO-DIE AND WDR VARIATIONS
In this section, we consider only the die-to-die and WDR variations.
A. Generic Parameter
We start by considering a generic parameter X. Let Y dd,wdr (x) be the yield of X considering die-to-die and WDR variations of X. If n is the number of instances of X on the chip, then
. , n}. (38)
We now recall a result from a basic probability theory that will be used repeatedly in this paper. Let A be an arbitrary event and X be an RV with a probability density function (pdf) f X (·). Then, we have (see [31, p. 85 
This result is simply an extension to the continuous case of the simple fact that P{A} = P{A|B} · P{B} + P{A|B} · P{B}, where B is another event. Applying (39) to (38) and denoting by f X dd (·) the pdf of X dd , give
where the transition between the second and third equation in (40) is due to the statistical independence of X dd and X wdr (i), ∀i. If φ(·) denotes the pdf of the standard normal distribution, then f X dd (z) = φ(z/σ dd )/σ dd . Letting z 0 = z/σ dd and using the statistical independence of X wdr (i) and X wdr (j) for i = j, we can write (40) as
We now introduce another basic result from the probability theory that will be used repeatedly in this paper, which is commonly referred to as the law of the unconscious statistician. If X is an RV with pdf f X (·) and if g(·) is a function, then, (see [31, p. 106] ) the mean of g(X) can be written as
Based on this, and if we define Z 0 to be an independent 1 standard normal RV, then (41) can be written as
We have so far assumed the parameter variations to be Gaussian, which technically allows the variations to extend to ±∞, allowing for nonphysical situations. In reality, one would expect the process variations to be bounded by some upper and lower bounds, as process tolerances fall within a certain range. If a device somewhere deviates by larger amounts, then chances are, there is a serious problem with that die, and that it would be lost due to other reasons, that is, other than timing yield. Therefore, when estimating a parametric yield, we truncate normal variations at ±kσ, where k is an arbitrary positive number and σ is the standard deviation of the untruncated distribution. For simplicity of presentation, we apply the truncation only to the within-die random variations, since this is where the nonphysical tails of the normal distribution have a big effect on the yield estimates because the cdfs of the WDR variations are multiplied n times, as can be observed in (43).
We affect the truncation of the normal distribution by conditioning it over the interval [−kσ, +kσ], leading to the so-called truncated normal distribution. Let Φ k (·) denote the cdf of the standard normal distribution truncated at ±k, so that
It can be easily verified that if X is a zero-mean Gaussian RV, with standard deviation σ and cdf Φ(x/σ), then conditioning X on being in the interval [−kσ, +kσ] yields the cdf Φ k (x/σ). We now write (43) as follows:
This can be easily computed by numerical integration using the integral form (41), with Φ k (·) used in place of Φ(·). Fig. 2 shows the resulting yield-margin curves, where we have assumed for simplicity that σ wdr (i) is constant across the die: σ wdr (i) = σ wdr , we have assumed that σ The figure includes yield plots for three different values of n, each for both cases of untruncated random variations and random variations truncated at ±3σ wdr . Effectively, truncating the distribution amounts to cutting off its "tail," leading to less pessimistic yield estimates, especially for large n: the n = 1e + 06 and n = 1e + 08 plots are indistinguishable. Comparing Fig. 1 with Fig. 2 , we can readily contrast the level of yield loss when all the variance is taken to be die to die with that when the variance is split (equally, in our case) between die-to-die and WDR variations. For example, if the variation is attributed only to die-to-die effects, then we need to budget 1.6σ to meet a yield of 95%. Considering the WDR variations to be on a par with the die-to-die variations, the same yield level is reached only at 3.2σ (for very large n and taking truncated WDR variations), that is, the required margin doubles.
B. Timing Yield
Since we considered the path delay to conform to our generic parameter model (see Section III-E), then the results of Section IV-A can now be put to use in order to estimate the timing yield Y dd,wdr (d). Applying (44) to derive an expression for timing yield, and using (27) , we get
For simplicity, we assume that the variance of each physical parameter is equally split between die-to-die and WDR components These and similar simplifying assumptions, made throughout this paper, are for illustration purposes only and do not affect the generality of the approach. From (24) and (26) 
We may further impose a proportional deflection of channel length, threshold voltage, wire thickness, and dielectric thickness by setting
As before, this value of δ specifies a virtual corner for the circuit device and interconnect that achieves a yield of Y (if only die-to-die and WDR variations are considered) when it meets the design timing constraints. To compare the new virtual corner with that in (37), we assume again that the device and interconnect parameters have the same effect on path delay which is more than 16% larger than the value obtained in (37), where all variations were considered die to die.
VII. FULL PARAMETRIC YIELD MODEL
We now generalize the results to include all three components of the variations of the parameter X. The focus in this section is on a generic parameter, which conforms with the model of Section II. The application to timing yield will be done in the next section. Recall that the yield of X was defined as
where
) (this notation means that the RV is normally distributed with mean 0 and variance σ 2 dd ) is independent of X wds (x i , y i ) and of X wdr (i), ∀i, then Z 0 = X dd /σ dd is an independent standard normal RV (mean 0, variance 1). With this notation, we write Y (x) as
Applying (39) to (52), and because Z 0 is independent of all other RVs, then
(53)
A. Yield Upper Bound
We start by stating the proof, in the multidimensional case, of a well-known lemma which will be useful in establishing an upper bound on parametric yield.
Lemma 1: Let X 1 , . . . , X n be nonnegative RVs. Then,
is concave (see [32, p. 74] ). Thus, g(u) = −f (u) is convex, and if U 1 , . . . , U n are nonnegative RVs, then by Jensen's inequality (see [32, p. 77 
1/n . The desired result follows by letting X i = U 1/n i . Let f X wds (·) be the joint pdf of the n RVs X wds (x i , y i ). Using the independence of X wdr (i), it can be shown that (53) leads to
where the second equality is due to (42).
Each Φ k (·) term in the above product can be considered a nonnegative RV in its own right. Let Z 1 be an independent standard normal RV. Applying Lemma 1, we obtain
The computation of this upper bound depends on the values of within-die variances for different locations on a die. When the values of σ wds (x i , y i ) and σ wdr (i) are known, then the right-hand side of the inequality in (55) can be calculated. In a more realistic situation, however, the values of systematic and WDR variance components are not determined at all locations, but rather, we expect to know, from process data, representative values of these variances, such as their average, minimum, and maximum. In this case, one can show that the above upper bound can be adequately estimated via an integral expansion of (55) using only the average and extreme variance values [24] .
As an interesting special case, assume there is a constant value of the variance σ 
This can be evaluated by numerical integration. To illustrate, consider the special case where σ 
The computation of Y 1 (x), involving a single double integration in this case, is fairly simple. For the illustrated case, this integration may be performed by affecting a change of variables: u = Φ(z 0 ) and v = Φ(z 1 ), so that Fig. 4 plots this yield upper bound versus x, for k = 3. For comparison, we show the yield estimates when all the within-die variations are taken as random. The plots illustrate the potential for yield underestimation when within-die variations are considered to be entirely random. In our example, a yield of 95% may be reached at about 2.9σ (for n = 1e + 08) when accounting for systematic variations, while for the same deviation, random-only variations limit the yield to about 86%. 
B. Yield Lower Bounds
Yield lower bounds are more useful. Recalling the pthorder PCA expansion of X wds (x i , y i ) given in (5), we start by defining the RV Q p as follows:
where N (0, 1) denotes the standard normal distribution and χ 2 p denotes the chi-square distribution with p degrees of freedom [31] . For p = 1, we can write
For p > 1, by Cauchy's inequality [31] , we have
where we used (6) to introduce σ wds (x i , y i ). Therefore, for a ∈ R and i = 1, . . . , n, X wdr (i) + σ wds (x i , y i )Q p ≤ a is a sufficient condition for X wdr (i) + n j=1 a ij Z j ≤ a, ∀p, and a necessary condition as well when p = 1. Define
Recalling (53) and using the PCA expansion of X wds (x i , y i ), we can write
where the inequality is obtained based on (60), and where the inequality reduces to an equality for p = 1.
Notice that Y wd,0 (a) can be written as
Consider each RV
Each of these RVs is independent, and has a mean of a/σ wds (x i , y i ) and a variance of σ
and let F M (·) and f M (·), respectively, be the cdf and pdf of M . Considering that X wdr (i) is a truncated normal with the cdf Φ k (·) given earlier, it can easily be shown that
Let f Q p (·) denote the pdf of Q p , then, making use of the fact that Q p and M are independent, we can express Y wd,0 (a) as
where we have made use, again, of the law of the unconscious statistician (42) in the fourth line. Applying (66) to (61) and making further use of (42) lead to
where Y 0 (x) is the desired yield lower bound, which can be computed using the above expression. Notice that the inequality reduces to an equality for p = 1.
As was the case with the upper bound, the previous expression for the yield lower bound depends on the variances at different die locations, but a suitable integral expansion of (67) can be derived to estimate a yield lower bound when only the mean, maximum, and minimum values of within-die variances are known [24] . As an interesting special case, assume there is a constant value of the variance σ 
This can be evaluated by numerical integration. To illustrate, we consider the same special case as in Section VII-A. Let σ 
Again, computation of Y 0 (x) in this example comes down to a simple double integration, which may be done via a straightforward change of variables. For p = 1, let u = Φ(z 0 ) and v = Φ(q). Then, (69) leads to
For p > 1, and denoting by F χ 2 p (·) the cdf of the χ 2 distribution with p degrees of freedom, let u = Φ(z 0 ) and v = F χ 2 p (q). Then, the yield lower bound may be evaluated as
An important observation is due: When p = 1, meaning that systematic variations are all perfectly correlated and can be expressed with only one principal component, then (57) and (69) are identical. This means that the lower bound (70) becomes an equality (rather than a bound on the yield), when p = 1. Fig. 5 plots the yield lower bound curves for various values of n and p. For comparison, we also show yield plots when all the within-die variations are assumed random. Observe that accounting for within-die variations as entirely random leads to yield estimates that are somewhere between the lower and upper bounds.
A crucial point in our results is that neither the upper nor the lower bound requires any prior knowledge of the layoutdependent within-die correlation. Instead, summary variance information and an estimate of a sufficient number of principal components to capture systematic parameter variations on a chip are all that is needed. While early knowledge of the detailed correlation functions is hard, estimating only the order p of the PCA is clearly much easier. Specifically, we can name three ways in which p can be estimated. First, based on knowledge of the process, it may be possible to simply identify a number of underlying independent factors that are responsible for the systematic variations, such as specific equipment or process steps. Second, one may associate each Z j with a certain spatial location on the die, such as was done in [20] . Thus, if the chip area is partitioned into, say, four quadrants, and if one has some sense about distances over which the autocorrelation functions die down, one may be able to make an estimation of p. Third, and this may be the easiest approach, we can collect process data relative to some parameter from various locations across the die, and we use the PCA with different candidate values of p, until we find one that gives an accurate decomposition. In any case, systematic variations generally exhibit smooth trends across a given die [14] , [15] , often in the form of a "slanted plane" [9] , and we expect to be able to capture the bulk of correlations in systematic within-die variations with a small number p of principal components.
C. Yield Bounds Independent of n
It is noteworthy that we can further derive yield bounds which are independent of n. While the analysis to follow can be extended to the general case, we will, for clarity of presentation, limit the discussion to some special cases. From (68), let
We start with a decomposition of the yield expression using conditional expected values, so that (68) gives
Since Φ k (x) = 1 for x ≥ k, then the first conditional expectation is 1. As for the second expectation, since V < 1, then Φ k (V ) < 1 and Φ n k (V ) → 0 for large n, which one would expect to have in an integrated circuit. Therefore, the second term can be neglected relative to the first, so that
The resulting (74) is most interesting. It gives the parametric yield (lower bound) for a large ensemble of parameters with a full statistical model, keeping in view the three variance components. To simplify the notation, if we let
then, (74) can be simplified as follows:
Following the same steps, one can show that for large n, the yield upper bound given in (56) can be expressed as
These equations can be computed by numerical integration. To illustrate, we appeal once more to our illustrative special case. 
Plots of these two results are shown in Fig. 5 . As expected, these bounds are very tight; they are indistinguishable from the 1e6 and 1e8 curves in each group.
VIII. APPLICATION TO CIRCUIT TIMING

A. Yield-Margin Curves and Virtual Corners
We will now show how the results can be easily applied in the context of timing-yield estimation and timing margin budgeting. For each of the transistor channel length, transistor threshold voltage, wire thickness, and ILD thickness, we assume that, at all die locations, the die-to-die variance is equal to the within-die variance, and WDS and WDR variances are also equal. That is, ∀i, we let 
Plots of these bounds are shown in the yield-margin curves of Fig. 6 , for various values of p, with N = 9 and k = 3. The same analysis as before can be done to compute the timing margins and corner file settings that check for yield, this time incorporating all parameter variations. Suppose that each of the four physical parameters requires in its representation three principal components. From (22) , path delay will be expanded in terms of 12 principal components. Fig. 6 indicates that when the circuit is simulated at nominal process conditions, a timing margin of at most 4σ D N needs to be budgeted to achieve a yield of 95%. We can also easily derive an appropriate file setting by imposing a delay deviation of 4σ D N /N at each stage, so that
where δ is our virtual corner in this case. This leads to
To compare the resulting virtual corner with (37) and (50), we make the same assumption that all four physical parameters contribute equally to path-delay variance so that the circuit would need to be simulated (and its timing checked) with transistors' channel length and threshold-voltage set at their 1.76σ point, and interconnect and wire-thickness set at their −1.76σ point. Since s 1 and s 2 , defined in (13), depend on transistor sizing, the above provides a way in which δ can be controlled by circuit optimization and/or process tuning.
B. Monte Carlo (MC) Simulations
We compare the yield bounds derived above with the yieldmargin curves obtained from MC simulations. The purpose of the MC experiments is to check the validity of the proposed yield bounds under arbitrary correlations of the physical parameters on chip, since the bounds are meant to provide conservative estimates of yield for any correlations.
The experimental setup was as follows: We first generate a number of identical generic paths, each of a certain depth. Both the number of paths and their depths are user specified. The stages in each path are all similar and made of a generic gate with generic fan-out interconnect. The sensitivities of gate delay to channel length and threshold voltage are derived from a 0.13-µm technology and are given as inputs in these experiments (ignoring threshold voltage roll-off). The user also specifies a nominal RC delay for the generic gate fan-out, which is used to compute the sensitivities of interconnect delay to metal and ILD thickness as per (18) , given a nominal thickness of ILD (Metal1-Substrate) and interconnect (Metal1). The user also defines the standard deviation of the channel length, and (80) is used to compute the standard deviation of the other three physical parameters. The user also specifies the number of principal components for each of L e , V t , ∆t, and ∆T ILD and the fraction of total variability due to each of the die-to-die, WDS, and within-die random components in each of these parameters.
MC experiments were performed by generating random coefficients for the PCA expansion (a ij ) of every parameter in every gate, such that the sum of squares of each coefficient corresponds to the parameter variance in every instance. This assignment of PCA coefficients is repeated NumberOfCurves times, each corresponding to a different correlation structure for each parameter on the chip. For every one of these random coefficient assignments, we sample independent realizations of RVs corresponding to die-to-die, within-die random, and standard normal RVs corresponding to the PCA expansion for every parameter. This sampling is such that a global die-to-die variable is sampled for every parameter type (channel length, threshold voltage, ILD, and metal thickness) and assigned to every gate or interconnect instance on the circuit; the PCAderived standard normal RVs (whose number corresponds to the PCA order expansion for every parameter) are sampled independently for every parameter and assigned to all parameter instances on the circuit; finally, the random components are sampled independently for every parameter and every instance of the circuit. Thus, the parameter model presented in this paper is reproduced with its within-die correlation based on PCA expansions. For every one of the NumberOfCurves coefficient assignments, independent RV sampling is repeated MonteCarloSamples times, each leading to one realization of stage, path, and circuit delay. A Monte-Carlo-based realization of a yield-margin curve is deduced for the given correlation structure when MonteCarloSamples delay realizations are obtained. Altogether, NumberOfCurves realizations of yield-margin curves are obtained, each corresponding to a particular (randomly generated) correlation structure. The following summarizes the MC procedure. 
-Repeat
-Compute a realization of the delay of all stages i: The MC experiments were carried out by writing C programs, with various results illustrated in Figs. 7-9 , comparing the derived upper and lower bounds with MC simulations when varying the number of paths n, the number of principal components p of path delay and path depth N . The maximum number of paths for which it was practical to run MC simulations was 1000. The figures were obtained with NumberOfCurves = 300 and MonteCarloSamples = 2000. In all cases, the bounds were found to hold for all correlations and all timing margins, and to mirror the results of MC simulations when parameters are varied. We note the overlap of the MC curves for various p and various N , shown in Figs. 8 and 9 . From the plots, we observe that the lower bounds tend to be closer to the MC curves for larger numbers of paths and smaller PCA orders, and upper bounds tend to be closer to the MC curves for smaller numbers of paths. In the other cases, the MC curves fall around the center of the interval defined by the lower and upper bounds. Tables I-III illustrate the results of the corresponding figures (respectively Figs. 7-9 ), emphasizing timing margins for selected yield levels. The tables compare the timing margins obtained by the lower bound curve and the upper bound curve and shown in the third and fourth columns of the tables (remark that the timing margin corresponding to the upper bound curve is smaller than that corresponding to the lower bound curve and vice versa), with the spread in the timing margin obtained from our MC simulations, which we refer to as the "Monte Carlo range," and which is shown as the last column in each table.
IX. CONCLUSION
We proposed a generic parameter model for process-induced variation and applied it in statistical timing analysis. The model is a "full-chip" model, in that, it can be applied with ease to large chips, before layout. This is achieved by using a measure of yield based on use of a generic critical path concept and capturing the statistics of a large collection of such paths with a model of within-die correlations based on PCA. This results in a methodology, whereby one can select the right setting of the transistor parameters to be used in simulation or in traditional timing analysis in order to verify the performance while guaranteeing a certain desired yield.
APPENDIX
We conducted a series of experiments to substantiate the validity of the generic-path model in the context of circuit-timing analysis. The accuracy of the generic-path model was verified by comparing the timing results from a standard direct STAbased MC analysis with a generic-path-based MC analysis.
Our standard MC experiments are carried out using the SSTA capabilities in an industrial STA framework. This includes a comprehensive library characterization process to model variation for the significant process parameters affecting delay. The MC capability in this framework works by first generating the systematic variation profiles (or spatial maps) for a set of artificial dies. These profiles are generated using the PCA for the process parameter that exhibits spatial correlation (channel length). The mathematically generated population of dies models the parameter variations that would be seen after manufacturing. Through prior experimentation, we have determined that 800 dies (MC samples) provide an acceptable accuracy for SSTA purposes. Depending on the location of the cell within each die sample, a WDS is calculated for each cell. Hence, a cell that falls within a high-L e region of the die would be slower than nominal. The WDR offsets are generated using a Gaussian random number generator. STA is then carried out for each of the generated dies using cell delays that are modified depending on the offsets. The stage delay (driver input to receiver input) was calculated as delay = nominal_delay(input slope, cload)
+ wds_offset × sensitivity wds (input slope, cload)
+ wdr_offset × sensitivity wdr (input slope, cload).
In the equation, sensitivity wds and sensitivity wdr are obtained from the variation-aware library models. Path delays are measured as the difference in arrival times between a capture flop data pin and a launch flop clock pin (over one-cycle paths). Path delay for the longest path is stored for each of the dies and data from the STA runs for all dies was used to generate a distribution.
For the generic-path-based MC analysis, the generic path was created out of an alternating sequence of inverters and NAND2s with a total delay equal to the cycle time T of the design. Each die sample was divided into a grid with the dimension of each grid square set to the distance at which the systematic correlation would drop to 0.98. That is, all devices within each grid square are highly correlated. An identical generic path is assigned to each grid square. Essentially, this generic path represents all critical paths within the grid square. For each die sample (or spatial profile), a delay analysis is carried out for the set of generic paths with the variation-aware delay for the path calculated as shown above. The maximum path delay determines the critical delay for that die sample. The overall distribution is obtained by combining the results from all die samples.
Tables IV and V compare the maximum path-delay distribution obtained from the STA-based MC analysis to that obtained from the generic-path-based MC run. These results were obtained for two industrial designs at two successive technology nodes. In these tables, the percentage error is defined as 100 * (Generic_Path-Direct_MC)/Direct_MC. These tables corroborate the validity of the generic-path model and its usefulness in an actual design cycle.
